



Βασικές αρχές της Synthesis

G.Kornaros




Cell based design flow




Τι είναι *synthesis*


- Synthesis = translation + optimization + mapping



Logic synthesis




Synthesis \approx Compile




Optimizations - Mapping

Combinational Mapping



Sequential Mapping



Static timing analysis (setup time)

- To meet the setup time requirement:

- $T_{\text{require}} \geq T_{\text{arrival}}$



- Reg to Reg

- $T_{\text{arrival}} = T_{\text{clk1}} + T_{\text{DFF1}(\text{clk} \rightarrow \text{Q})} + T_{\text{PATH}}$

- $T_{\text{require}} = T_{\text{clk2}} - T_{\text{DFF2}(\text{setup})}$

- $T_{\text{slack}} = T_{\text{require}} - T_{\text{arrival}}$

($T_{\text{slack}} > 0$ denotes
“no timing violation”)



Static timing analysis (setup time)

□ PI to Reg

- $T_{\text{arrival}} = T_{\text{PI}(\text{delay})} + T_{\text{PATH}}$
- $T_{\text{require}} = T_{\text{clk1}} - T_{\text{DFF1}(\text{setup})}$
- $T_{\text{slack}} = T_{\text{require}} - T_{\text{arrival}}$

