



ΕΛΜΕΠΑ ΤΜΗΜΑ ΗΛΕΚΤΡΟΝΙΚΩΝ ΜΗΧΑΝΙΚΩΝ ΧΑΝΙΑ

ΣΥΜΠΛΗΡΩΜΑΤΙΚΕΣ ΣΗΜΕΙΩΣΕΙΣ
ΕΡΓΑΣΤΗΡΙΟΥ
ΜΙΚΡΟΗΛΕΚΤΡΟΝΙΚΗΣ & VLSI
ΜΕΡΟΣ Β

ΣΤΟΙΧΕΙΟ MOS


ΕΤΟΣ 2022

ΑΝΤΩΝΙΟΣ ΜΙΧ. ΜΑΡΑΓΚΟΥΔΑΚΗΣ




n-type

Open when voltage at G is low
 Closed when voltage at G is high



p-type

Closed when voltage at G is low
 Open when voltage at G is high



Χωρίς πόλωση n - πηγαδιού (well) εμφανίζει παρασιτικά φαινόμενα , σαν μια παρασιτική συσκευή PNP.Μια απευθείας τάση Vdd πάνω στο Drain μπορεί να καταστρέψει το κύκλωμα. Με σωστή τάση πηγαδιού n+ - well Vdd σε μια επαφή n+ well στην περιοχή του πηγαδιού n - well αποφεύγονται τα παρασιτικά φαινόμενα.









Fig. Incorrect and correct polarization of the N-well





- Single PMOS
- Simulation shows the ability of the PMOS to pass logic level 1






Figure Useful representations of the MOS device characteristics




Figure : Capacitance between the gate and the source, drain, or substrate

$$C_{gs} = f_1(V_d, V_g, V_s, V_b) \quad (\text{eq 3-2})$$

$$C_{gd} = f_2(V_d, V_g, V_s, V_b) \quad (\text{eq 3-3})$$

$$C_{gb} = f_3(V_d, V_g, V_s, V_b) \quad (\text{eq 3-4})$$




Figure Two main domains are considered in the model: the linear area and the saturated area.

Το μοντέλο 1 MOS Model 1 είναι το απλό μοντέλο, το μοντέλο 3 MOS Model 3 στους υπολογισμούς λαμβάνει υπόψη ένα σύνολο από φυσικούς περιορισμούς με κάποιον ημι - εμπειρικό τρόπο. Στο μοντέλο BSIM4 υποστηρίζει τεχνολογία εξαιρετικά λίγων μικρών , υποστηρίζει τις τρεις (3) περιοχές λειτουργίας: γραμμική, κόρου, και κάτω από το κατώφλι $V_{gs} < V_t$ και παρέχει μια τέλεια συνέχεια μεταξύ των περιοχών, εισάγει μια νέα περιοχή όπου κυριαρχεί το φαινόμενο της σύγκρουσης των ιόντων. Επίσης υποστηρίζει γύρω στους 300 παραμέτρους. Εμείς χρησιμοποιούμε γύρω στους 20.

IF $V_{gs} < 0$, the device is in cut-off mode.

$$I_{ds} = 0 \quad (3-5)$$

IF $V_{ds} < V_{gs} - V_{TO}$, the device is in linear mode

$$I_{ds} = U_0 \frac{\epsilon_0 \epsilon_r}{TOX} \cdot \frac{W}{L} \left((V_{gs} - vt) \cdot V_{ds} - \frac{(V_{ds})^2}{2} \right) \quad (3-6)$$

IF $V_{ds} > V_{gs} - V_{TO}$, the device is in saturated mode:

$$I_{ds} = U_0 \frac{\epsilon_0 \epsilon_r}{TOX} \cdot \frac{W}{L} (V_{gs} - vt)^2 \quad (3-7)$$

With:

$$vt = V_{TO} + \text{GAMMA} (\sqrt{\text{PHI} - vbs} - \sqrt{\text{PHI}}) \quad (3-8)$$

$\epsilon_0 = 8.85 \cdot 10^{-12}$ F/m is the absolute permittivity

ϵ_r = relative permittivity, equal to 3.9 in the case of SiO2 (no unit)

Mos Model 1 parameters			
Parameter	Definition	Typical Value 0.12µm	
		NMOS	PMOS
VTO	Theshold voltage	0.4V	-0.4V
U0	Carrier mobility	0.06m ² /V-s	0.02m ² /V-s
TOX	Gate oxide thickness	2nm	2nm
PHI	Surface potential at strong inversion	0.3V	0.3V
GAMMA	Bulk threshold parameter	0.4 V ^{0.5}	0.4 V ^{0.5}
W	MOS channel width	1µm	1µm
L	MOS channel length	0.12µm	0.12µm

Table : Parameters of MOS level 1 implemented into Microwind2




Figure : Introduction of the saturation voltage V_{dSAT} which truncates the equations issued from model 1

One of the most important change is the introduction of V_{dSAT} , a saturation voltage from which the current saturates and do not rise as the LEVEL1 model would do. This saturation effect is significant for small channel length. The main LEVEL3 equations are listed below.

CUT-OFF MODE. $V_{gs} < 0$

$$I_{ds} = 0 \quad (3-9)$$

NORMAL MODE. $V_{gs} > V_{on}$

$$I_{ds} = K_{eff} \frac{W}{L_{eff}} \left(1 + \text{KAPPA} \cdot V_{ds} \right) V_{de} \left((V_{gs} - V_{th}) - \frac{V_{de}}{2} \right) \quad (3-10)$$

with

$$V_{on} = 1.2V_{th}$$

$$V_{th} = V_{TO} + \text{GAMMA}(\sqrt{\text{PHI} - V_{bs}} - \sqrt{\text{PHI}})$$

$$V_{de} = \min(V_{ds}, V_{dsat})$$

$$V_{dsat} = V_c + V_{sat} - \sqrt{V_c^2 + V_{sat}^2}$$

$$V_{dsat} = V_{gs} - V_{th}$$

$$V_c = V_{MAX} \frac{L_{eff}}{0.06}$$

$$L_{eff} = L - 2LD$$

The formulation of the effective factor K_{eff} (Equation 3-11) includes a mobility degradation factor THETA , which tends to reduce the mobility at high V_{gs} . The consequence is a reduction of the current I_{ds} as compared to LEVEL1.

$$K_{eff} = \frac{\epsilon \epsilon_r}{\text{TOX}} \frac{U_0}{(1 + \text{THETA}(v_{gs} - v_{th}))} \quad (3-11)$$

In sub-threshold mode, that is for a gate voltage less than the threshold voltage, V_{ds} is replaced by V_{on} in the above equations. An exponential dependence of the current with V_{gs} is introduced by using the equation 3-12. Notice the temperature effect introduced in the denominator nkT .

Without any voltage applied to the gate, the current is no more equal to zero. The current of I_{ds} for $V_{gs}=0$ is called the I_{off} current (Figure 3-9). Its value in $0.12\mu\text{m}$ is around 10^{-10} A. In contrast, for $V_{gs}=V_{DD}$, the maximum current I_{on} is of the order of several mA (10^{-3} A).

$$I_{ds} = I_{ds}(V_{on}, V_{ds}) \exp\left(\frac{q(V_{gs} - V_{on})}{nkT}\right) \quad (3-12)$$




Figure 3-9: Introduction of an exponential law to model the sub-threshold behavior of the current


Επιδράσεις απο την θερμοκρασία

The MOS device is sensitive to temperature. Three main parameters are concerned: the threshold voltage V_{T0} , the mobility μ_0 and the slope in sub-threshold mode dependent on kT/q . Both V_{T0} and μ_0 decrease when the temperature increases. The physical background is the degradation of the mobility of electrons

and holes when the temperature increase, due to a higher atomic volume of the crystal underneath the gate, and consequently less space for the current carriers. The modeling of the temperature effect is as follows:

$$\mu_0 = \mu_{0(T=27)} \left(\frac{T+273}{300} \right)^{-1.5} \quad (\text{eq. 3-13})$$

$$V_T = V_{T0(T=27)} - 0.002(T - 300) \quad (\text{eq. 3-14})$$






Figure 3-10 The effect of temperature on the MOS characteristics. In I_d/V_g mode, a specific V_{ds} makes the current independent of the temperature.

To obtain the curve of figure 3-10, click the icon MOS characteristics, select the curve I_d/V_g , and enter the value "0" for the upper limit of V_b , so as to draw only one single curve. Enable the screen memory mode by a click on the icon **Enable Memory**. When you change the temperature, the change in the slope and the temperature-independent point appear, as shown in figure 3-10.

Mos Model 3 parameters			
Parameter	Definition	Typical Value 0.12 μm	
		NMOS	pMOS
VTO	Threshold voltage of a long channel device, at zero V_{bs} .	0.4V	-0.4V
U0	Carrier mobility	0.06 $\text{m}^2/\text{V.s}$	0.025 $\text{m}^2/\text{V.s}$
TOX	Gate oxide thickness	3 nm	3 nm
PHI	Surface potential at strong inversion	0.3V	0.3V

LD	Lateral diffusion into channel	0.01 μm	0.01 μm
GAMMA	Bulk threshold parameter	0.4 V ^{0.5}	0.4 V ^{0.5}
KAPPA	Saturation field factor	0.01 V ⁻¹	0.01 V ⁻¹
VMAX	Maximum drift velocity	150Km/s	100Km/s
THETA	Mobility degradation factor	0.3 V ⁻¹	0.3 V ⁻¹
NSS	Subthreshold factor	0.07 V ⁻¹	0.07 V ⁻¹
W	MOS channel width	0.5-20 μm	0.5-40 μm
L	MOS channel length	0.12 μm	0.12 μm

Table 3-xxx: list of parameters used in the implementation of the LEVEL3 model in Microwind2




Fig. 3-11. The user interface to investigate the effect of each parameter on the current I_{ds} ($W=10\mu\text{m}$, $L=0.12\mu\text{m}$)




Fig. 3-12. Demonstration of the role of U_0 , $KAPPA$ and $VMAX$ in I_d/V_d ($W=10\mu m$, $L=0.12\mu m$)




Fig. 3-13. The effects of VTO and $GAMMA$ are illustrated in I_d/V_g mode voltage ($W=10\mu m$, $L=0.12\mu m$)




Figure 3-14. In sub-threshold region, the I_d dependence on V_{gs} is exponential. The slope is tuned by parameter NSS. The whole curve is shifted using VTO voltage ($W=10\mu\text{m}$, $L=0.12\mu\text{m}$)

Capacitance vs. V_{ds}




Figure 3-15: The MOS capacitance considered in MOS model 3




Figure 3-16: The evolution of MOS capacitance with the drain voltage ($W=10\mu\text{m}$, $L=0.12\mu\text{m}$)

$$C_{GS} = \frac{2}{3} C_i \left[1 - \left(\frac{V_{GS} - V_t - V_{dsat}}{2(V_{GS} - V_t) - V_{dsat}} \right)^2 \right] \quad (3-15)$$

$$C_{GD} = \frac{2}{3} C_i \left[1 - \left(\frac{V_{GS} - V_t}{2(V_{GS} - V_t) - V_{dsat}} \right)^2 \right] \quad (3-16)$$

$$C_{GB} = 0 \quad (3-17)$$

with

$$C_i = W.L. \frac{\epsilon_0 \epsilon_r}{\text{TOX}} \quad (3-18)$$

W = width of the MOS device (m)

L = length of the MOS device (m)

TOX = oxide thickness (m)

The two remaining capacitance C_{DB} and C_{SB} are junction capacitance. Their model is given by equations 3-19 and 3-20.

$$C_{DB} = W \cdot L_{drain} \frac{CJ}{\left(1 - \frac{V_{BD}}{PB}\right)^{MJ}} \quad (3-19)$$

$$C_{SB} = W \cdot L_{source} \frac{CJ}{\left(1 - \frac{V_{BS}}{PB}\right)^{MJ}} \quad (3-20)$$

where

W is the channel width (m)

L_{drain} is the drain length, according to figure 3-17 (m)

CJ is around 3×10^{-4} F/m²

PB is the built-in potential of the junction (around 0.8V)

MJ is the grading coefficient of the junction (around 0.5)




Figure 3-17: The junction capacitance for drain and source contributes significantly to the MOS capacitance

BSIM4 MODEL




Figure : The three regions considered in our simplified version of BSIM4

ΠΗΓΗ : MICROWIND
: Etienne Sicard