





Ψηφιακή Σχεδίαση

Registers - Memories

The Big Picture





The Rest of the Picture




Registers

- A flip-flop can store 1 bit. A register is a set of n flip flops that stores n bits.




Register w. load control input (v1)




- Encapsulate logic inside register
- Send clock signal to flip-flops only when Load=1
- This technique is called clock gating

Register w. load control input (v2)

- Encapsulate logic inside flip-flop
- EN signal selects between current value of register (Q) or new value (D)
- Preferable to v1 as it leaves clock signal unaltered.




(a)




Shift Register

- A register capable of shifting bits laterally in one or both directions




(a) Logic diagram



(b) Symbol

Shift register w. parallel load




(b) Symbol

- Three modes:
- Serial input
- Parallel input
- No input

Memory

- Stores data in *word units*
- A *word* is several bytes (16-, 32-, or 64-bit words are typical)
- *write operations store data to memory*
- *read operations retrieve data from memory*

An n -bit value can be read from or written to each k -bit address




View of Memory

<u>Memory address</u>		<u>Memory contents</u>
<u>Binary</u>	<u>Decimal</u>	
000000000	0	10110101 01011100
000000001	1	10101011 10001001
000000010	2	00001101 01000110
	.	.
	.	.
	.	.
	.	.
111111101	1021	10011101 00010101
111111110	1022	00001101 00011110
111111111	1023	11011110 00100100

jection, Inc.


Memory array architecture (1)

- Memory is a 2D array of bits. Each bit stored in a *cell*.




Memory array architecture (2)

- Address is decoded into set of *wordlines*.
- Wordlines select row to be read/written.
- Only one wordline=1 at a time.




Memory array architecture (3)

- When writing, contents of word written to *bitlines*



Memory cell

- Cell is base element of memory that stores a single bit



- Implementation of cell varies with type of memory.

Types of Memory

Random access memory (RAM)


Volatile (no storage when power off)

Fast reads and writes

Historically called RAM because equal time to read/write all addresses (in contrast to serial-access devices such as a hard disk or tape). Somewhat misleading as ROM also can have uniform access time.

Dynamic RAM (DRAM)


Cell stores data w. capacitors



Flip-flop

Static RAM (SRAM)

Cell stores data w. cross-coupled inverters



Register

Read-only memory (ROM)

Non-volatile (retains data when powered off)

Fast reads, writing is impossible or slow (again, misleading name)

Historically called ROMs because written by permanently blowing fuses (so rewriting was impossible). Modern ROMs, such as flash memory in iPod are rewritable, just slowly.

ROM

Mask-programmed (at chip fab)

Hard Disk

PROM

Fuse- or antifuse-programmed


FLASH

Electrically erasable floating gate with multiple erasure and programming modes


Volatile Storage (RAM) comparison

	Flip-flop	SRAM	DRAM
Transistors / bit	~20	6	1
Density	Low	Medium	High
Access time	Fast	Medium	Slow
Destructive read?	No	No	Yes (refresh required)
Power consumption	High	Medium	Low


Storage Hierarchy




Bottom-up examination of SRAM circuits



Bottom-up examination of SRAM circuits (2)




Bottom-up examination of SRAM circuits (3)




Bottom-up examination of SRAM circuits (4)

Block diagram of a bitslice




Bottom-up examination of SRAM circuits (5)

Address decoded to select one row of bitslice for read/write




© 2008 Pearson Education, Inc. M. Mano, Miro & Charles R. Kime
Copyright © 2007 Pearson Education, Inc.

How to save decode logic




Multi-chip Memories



Programmable logic devices


- Programmable logic devices (PLDs)
 - Structured like memories
 - Used to implement combinational logic




- “X” on array logic means wire connected to logic gate (e.g. above)
- Connections can be either permanent (e.g., fuse, mask) or not (e.g., Flash)

General PLD architecture

- Fixed AND, programmable OR = Programmable ROM (PROM)
- Programmable AND, fixed OR = Programmable Array Logic (PAL)
- Programmable AND, programmable OR = Programmable Logic Array (PLA)



Programmable Logic Array (PLA)



Programmable (X) AND, programmable (X) OR